The study and analysis of a high-frequency currentsource (CS) single-stage power-factor-correction (S'PFC) converter is presented in this paper. The general principles of the S2PFC techniques are introduced first. Based on the general principles, this paper focuses on the CS S2PFC technique and explores the effects of different circuit parameters on the input current THD and current ripple, the switch current stress, the energy-storage capacitor voltage stress and the overall efficiency. Simulation and experimental data are given to support the study and analysis.
I. INTRODUCTION
In recent years, many single-stage power factor correction (S'PFC) techniques have been proposed to comply with IEC 1000-3-2 input current harmonics limits with lowcost and good performance. The input boost inductor in a S'PFC converter can be operated in either discontinuousconduction-mode (DCM) or continuous-conduction-mode (CCM). Generally, CCM S'PFC converters are more desirable because of their small EM1 filter, low current stress and good efficiency. Figure 1 shows two CCM S'PFC circuits with an additional high-frequency inductor L1 [ 1] [2] . Though these two circuits have different circuit topologies, they are functionally equivalent circuits. As a simple case, these two converters can be operated while N1=Np in Fig. l(a) or no tapping on Np in Fig. l(b) . In this case, the ideal waveforms of input voltage and boost inductor current are shown in Fig.  2 . Because the high-frequency inductor L1 can be regarded as a high-frequency current source, in this paper, the circuits in Fig. 1 are called current-source (CS) CCM S'PFC circuits.
Above CS S'PFC converters have good performance and low cost. Therefore, they have been proposed and studied in [ 1-41. However, further study is still necessary to provide a comprehensive understanding and detailed design considerations of this converter. This paper focuses on the CS S'PFC converter and explores the effects of different circuit parameters on the input current THD and current ripple, the switch current stress, the energy-storage capacitor voltage stress, and overall efficiency. Simulation and experimental data are given to support the study and analysis. 
BRIEF EXPLANATION OF THE PFC FUNCTION OF THE CS S'PFC CONVERTER
As shown in Fig. 2 , in order to achieve perfect input current shaping in the conventional CCM boost PFC converter, the switch duty cycle dpFC has to decrease with the instantaneous line voltage increase in each half line cycle. Equation (1) However, in an integrated S'PFC converter, the switch duty cycle is almost constant during a line cycle if the DCDC stage is already in the steady state. To achieve inputcurrent-shaping on a CCM S'PFC boost inductor, the effective duty-cycle on the S'PFC boost inductor should be modulated in the way similar to the ideal PFC duty-cycle shown in Fig. 2(b) . In the CS S2PFC converter, the effective duty-cycle is achieved by the additional current-source inductor L1. Figure 3 shows the input current waveforms of the CS S'PFC converter and Fig. 4 shows the principle switching waveforms of the CS S'PFC converters at different time instances A and B in Fig.3 . Because the current commutation between the boost diode DB and the CS inductor L1 after switch S is turned on in each switching cycle [3] , the effective duty-cycle on the boost inductor is actually less than the switch duty-cycle D, as shown in Fig. 4 . Fig. 4 also shows that the instantaneous effective duty-cycle Des decreases with the line voltage increases, which follows the shape of the ideal PFC duty cycle in Fig. 2(b) . Equation (2) represents the effective duty cycle Des. When the input voltage rises, the boost inductor current iLB also rises. As the result, the effective duty cycle will decrease. Therefore, the input current can be shaped.
Above is just a brief explanation of the principle of the CCM CS S'PFC circuits. In following sections, the detailed discussions on the effects of several key parameters will be given and a design guideline will be provided. 
III. STUDY A N D DISCUSSIONS OF THE CS S2PFC CONVERTERS
In order to provide design guidelines to help further understand and optimize the CS S'PFC circuit, further study is necessary. In this section, the analysis and design guidelines will be dscussed on different circuit parameters and different issues.
INPUT CURRENT HARMONICS
According to the input-current-shaping (ICs) mechanism of the CS S'PFC converter, theoretically, L1 is the key design parameter for input current harmonics. To get adequate input current harmonics margin to meet the IEC61000 harmonics standard, L1 need be operated in DCM mode. Therefore, each switching cycle when the switch is turn on, the current in L1 can start from zero to get a strong modulation effect. Similarly, from the modulation effect point of view, a large L1 is preferred. However, L1 cannot be too large, otherwise L1 will enter CCM mode at low line, full load. If so, as can been seen in Fig. 5 , the time interval h-tl for L1 current to reach iLB will be reduced because the initial value of iL1 is larger than zero. Besides, it is necessary to point out that there is another big impact if L1 is over-designed. Because L1 can reduce the effective duty-cycle on the boost inductor, it also reduces the bulk-capacitor voltage VB. If L1 is too large, VB will be too low so that it can be even lower than the peak input voltage. 0-7803-5692-6/00/$10.00 (c) 2000 IEEE As the result, L B cannot have adequate reset during the time interval while yn(rec) is higher than VB. LB will be saturated and have a highly distorted current peak, as shown in Fig. 6 .
As a summary, to satisfy the PFC condition a large L1 is preferred but L1 cannot be too large. In section 4, a design curve of L1 will be given.
BULK CAPACITOR VOLTAGE STRESS
The bulk energy-storage capacitor voltage VB stress in a S'PFC converter is also a key design consideration. In the ideal CCM boost PFC converter, the boost output voltage is given in Equation 3, which shows the relationship between half-line-average duty-cycle DAVE and boost output voltage Vg. The CS CCM S'PFC converter has much lower voltage stress than the DCM S'PFC converter without capacitor voltage-feedback windin s. This can be explained with two reasons. First, the CS S PFC converter is designed to have CCM boost inductor current. This means that L B in the CS S'PFC converter has much larger inductance than it does in a DCM S'PFC converter. Normally, in S'PFC converter, a large boost inductor L B helps to reduce VB stress [6] . However, the more important reason is that the additional inductor L1 introduces effective boost duty-cycle D,E on L B and D& is smaller than the switch duty-cycle. With the reduced duty-cycle, capacitor voltage VB is reduced. In the CS S'PFC, theoretically, the boost capacitor voltage VB should be able to be calculated in a similar way as in Equation 3 while the DAW is actually the average of the effective duty-cycle De*. However, because the switch dutycycle is determined by the dcldc output stage and VB changes with load and line changes, an numerical integration has to be used based on the inputJoutput power balance, in order to calculate the actual VB in stead of a simple equation like Equation 3.
Nevertheless, Equation 2 and 3 can conceptually show how the VB changes with the load current or L1. If output load current decreases, the input inductor current iLB will also decrease to maintain the inputloutput power balance. According to Equation 2, the effective duty-cycle will increases. Therefore, the capacitor voltage VB will increase at light load. On the other hand, large L1 will always give smaller effective duty-cycle, resulting in lower VB, To provide adequate voltage margin for the 450 V electrolytic capacitor at high line, light load, a large L1 is always preferred to further reduce VB(-), as long as VB is higher than the minimm Vk@,*) at low line, full load.
Other than using a large L1, there is a more effective way to reduce VB stress [1] [3] . It is to use a tapped dcldc converter transformer as shown in Fig. l(b) or design the winding N1 to be less than Np as in Fig.1 (a) . The principle of the tapped transformer is similar as the DCM S'PFC converter with feedback winding N1 [6] . Generally, with the feedback winding or transformer tapping, VB stress can be reduced significantly and the efficiency can be improved. Besides, in the CS S'PFC converter, the feedback winding can reduce the voltage-second on LB and L1, therefore, smaller cores may be used to reduce the size and cost. The effect of feedback winding can be quantified by the feedback ratio KFB, which is defined as in Equation 4 or 5 for the S'PFC circuits in Fig. 2(a) or 2(b) , respectively. Once these two circuits have same feedback ratio KFB, they have identical fimctionality and performance. 
NP
The drawback of using a feedback winding or transformer tapping is the dead conduction angle on the input current introduced by the winding N1 [3] [6] . With the induced voltage on winding N1 in Fig. 2(b) , the front-end diode-bridge can not have input current near the line-voltage-crossover time interval. The dead conduction angle will cause additional input current distortion. Nevertheless, it is necessary to point out that for low power application (Pi, < 600W) in IEC61000 class D range, it is fme for the input current have certain distortion. In fact, minimum current distortion is not a design goal as long as the current harmonics can meet IEC limits [6] . An optimized circuit should have the input current harmonics just lower than the IEC limits with certain margin, and, have optimized efficiency, low voltage stress and low cost.
As a summary, from reducing VB stress point of view, an optimal design needs L1 and N1/Np to be as large as possible while the input current can still meet IEC harmonics limits. A design approach will be presented in section 4 with experimental data.
CURRENT STRESS AND EFFICIENCY
The converter efficiency is also an important consideration of the S'PFC converters. To get good efficiency, there are two major design parameters to be considered. As discussed in previous section, the currentsource inductor L1 and transformer tapping N1/Np (Fig. 2(b)) can reduce the bulk capacitor voltage stress. A lower VB means lower rating semiconductor component and lower semiconductor loss. Furthermore, as can been seen on Fig. 7 , 0-7803-5692-6/00/$10.00 (c) 2000 IEEE a large L1 or a higher N1/Np ratio can reduce the charging rate of the inductor current iL1 after switch S is turned on at b. In Fig. 7 , the dashed line shows the vx and iL1 waveforms with a smaller L1 or N1/Np and the solid line shows the vx and iL1 waveforms with a larger L1 or N1/Np. As can be seen, the RMS current through L1 to switch S can be reduced with large L1 value or high N1/Np ratio. Therefore, the switch conduction loss can be reduced. As a result, large L1 or high N1/Np ratio can improve the converter efficiency. This is proved experimentally in section 4. Again, as discussed in previous sections, the value of L1 or N1 cannot be too high because of the constraint from the input current harmonics limits. 
IV. SIMULATION AND EXPERIMENTAL DESIGN STUDY OF THE CS SZPFC CONVERTER
Different LB and L1 values have been studied with simulation and experiment for the design optimizations. The simulatiodexpenmental circuit is designed to have a universal-line input (90-265Vac) and 5V/40A output, which is similar to the specifications of a typical low-end computer power supply. One fundamental problem for the circuits in First, to study the L1 effect on the input current, LB was futed at 100 pH and several different L1 have been used in the circuit in Fig. 8 . Figure 9 shows different input current waveforms in simulations with different L1 inductance at 230 Vac, full load. This figure was obtained with a closed voltageloop simulation with SimplisO software. As shown in Figure  9 (d), if L1 is over designed, there is high distortion on the input current because VB is lower than V, , , *, .
The input current THD is about 85%. M e r L1 was decreased to 78 pH, 0-7803-5692-6/00/$10.00 (c) 2000 IEEEVB was already higher than vin@eak). Therefore, the input current has much less distortion and input current THD was reduced to 78.1%, as shown in Fig. 9(c) . After that, if Ll was too small, the converter did not have enough PFC modulation and the distortion increased again. For example, as shown in Fig. 9(a) , input current has high distortion again and THD = 88%. Figure 10 shows the simulation waveforms with properdesigned L1 and over-designed L1. It confirms that with overdesigned L1, VB will be lower than Vin@eak), resulting in high current distortion. Figure 11 shows the current harmonics comparison with different L1. As can been seen, for L1 around 68 and 78 pH, the CS S'PFC circuit can meet the IEC standard with plenty margin. To show LB's effect on the input current, L1 is fixed as L1=68 pH and several Werent LB values were used in the experimental circuit. Figure 11 shows the different boost inductor current waveforms in simulations and the input current THD. As can been seen, the input current THD just changed a little while LB had significantly different values, from 45 pH to 190 pH. It shows that LB has relatively weak effect on the low frequency input current harmonics. This fact is also proved by Fig. 12 , which shows the low frequency input current harmonics with different LB. However, as shown in Fig. 11 , the effect of different LB is the difference on the boost inductor current ripple at switching frequency. A large LB means small current ripple on Lg. Theoretically, the current ripple should be determined by the total inductance LB + L1. This is because during the time interval of boost 0-7803-5692-6/00/$10.00 (c) 2000 E E E 557 inductor charging, these two inductors have the total input voltage on them. Figure 13 shows the m e of total inductance vs. the boost current ripple. The switching frequency current ripple is going to determine the differential mode EM1 filter size. Figure 14 provides the simulation and experiment curves of the input current THD vs. L1. It shows the simulation result is quite close to the experimental result. This curve can be used for design reference of the CS S'PFC with fured feedback ratio KFB = 0.4-0.5. It is necessary to point out that this KFB is already close to optimized value for universal line input, based on our experience. In a design, L1 should be chosen inside the shaded area to guarantee the input current harmonics meet IEC class D limits. Generally, within this shaded area in Fig. 14, L1 should be chosen as large as possible to get the low VB stress and the good efficiency. For the circuit with different output power Po, efficiency q and switching frequency f,, the curve shown in Figure 15 shows LB'S and Ll's effects on the bulk capacitor voltage VB stress in the experiment. As can been seen, a larger LB or L1 will result in a lower VB. Figure 16 shows different measured efficiencies with different LB and L1. As can been seen in Fig. 16(a) , a large Le can increase efficiency a little (less than 0.4%) because of smaller current ripple. On the other hand, L1 has stronger effect on the efficiency (about 2.6% difference). By increasing L1 value, as discussed in Section 3, the switch current stress can be reduced and a better efficiency can be achieved. However, after LI reaches a certain value, because VB starts to be lower than vh(pe&), a high current peak occurs which increase the current stress. The efficiency does not increase any longer. With the voltage-doubler front-end, the full-load (5V/40A) efficiency of this converter is higher than 80% in full line range (90-265Vac) which is better, or, at least comparable to two-stage PFC approach. 
V. SUMMARY
In this paper, the detailed analysis and experimental data have been provided to explore the issues in the CCM CS S'PFC converter. Different circuit parameters' effect on input current, switch current stress, circuit voltage stress and overall efficiency have been presented. Design considerations and guidelines have been discussed with the simulation and experimental data. In summary, many different issues need to be considered during the design of this converter. The feedback winding ratio KFB with NI, inductor LB and L1 are important design parameters of the CS S'PFC converter. Generally, as to N1, the feedback ratio KFB should be chosen as high as possible to achieve high efficiency and low VB stress, until it is hard for the converter to meet IEC61000 Class D harmonics limits. The optimized Km is in 0.4-0.5 range. L1 and LB should be selected by considering Figs. 14 -16. The design objective is to get the lowest VB stress and highest eEiciency while the converter can still meet IEC harmonics limits. Within the IEC limits, L1 should be chosen a large value based on Fig. 14. To provide a straightforward design approach, Fig. 17 summarizes the design steps and provides clear design guidelines of the voltage-doubler CCM CS S'PFC for universal line applications. It is necessary to point out that a few straightforward steps are not enough for the design optimization of this converter. Numerical analysis, simulations, and experiments are all necessary to get the optimal design. In addition, the dc/dc output stage design should be quite similar as the conventional dcldc converter design.
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